Senior RTL Design Engineer — Vector Core

Design and implement vector processor RTL for the SimplEx TBS architecture. Strong RISC-V and SystemVerilog experience required.

Interested?

Email us with the role title in the subject line, or use the contact form and select Careers.